| Title |
A New Pre-Emphasis Driver Circuit for a Packet-Based DRAM |
| Authors |
김준배(Kim, Jun-Bae) ; 권오경(Kwon, Oh-Kyong) |
| Keywords |
Pre-emphasis ; Driver ; Packet-Based Memory |
| Abstract |
As the data rate between chip-to-chip gets high, the skin effect and load of pins deteriorate noise margin. With these, noise disturbances on the bus channel make it difficult for receiver circuits to read the data signal. This paper has proposed a new pre-emphasis driver circuit which achieves wide noise margin by enlarging the signal voltage range during data transition. When data is transferred from a memory chip to a controller, the output boltage of the driver circuit reaches the final values through the intermediate voltage level. The proposed driver supplies more currents applicable to a packet-based memory system, because it needs no additional control signal and realizes very small area. The circuit has been designed in a 0.18 μm CMOS process, and HSPICE simulation results have shown that the data rate of 1.32 Gbps be achieved. Due to its result, the proposed driver can achieved higher speed than conventional driver by 10%. |