| Title |
A Method of Low Power VLSI Design using Modified Binary Dicision Diagram |
| Authors |
윤경용(Yun, Gyeong-Yong) ; 정덕진(Jeong, Deok-Jin) |
| Keywords |
MBDD ; Logic synthesis ; VLSI Design |
| Abstract |
In this paper, we proposed MBDD(Modified Binary Decision Diagram) as a multi-level logic synthesis method and a vertex of MBDD to NMOS transistors matching. A vertex in MBDD is matched to a set of NMOS transistors. MBDD structure can be achieved through transformation steps from BDD structure. MBDD can represent the same function with less vertices less number of NMOS transistors, consequently capacitance of the circuit can be reduced. Thus the power dissipation can be reduced. We applied MBDD to a full odder and a 4-2compressor. Comparing the 4-2compressor block with other synthesis logic, 31.2% reduction and 19.9% reduction was achieved in numbers of transistors and power dissipation respectively. In this simulation we used 0.8 μ{ textrm} m fabrication parameters. |