The Design of High Speed Processor for a Sequence Logic Control using FPGA
A Systematic Generation of Register-Reuse Chains
Code Size Reduction and Execution performance Improvement with Instruction Set Architecture Design based on Non-homogeneous Register Partition
A Study on the Implementation and the Performance Evaluation of the Train Communication Network
Objective Picture Quality Assessment of Block Based Moving Picture Coder